Multipliers for FPGA Machine Learning Applications

Philip Leong (梁恆惠) | Computer Engineering Laboratory School of Electrical and Information Engineering, The University of Sydney





Australia



Australia and Europe Area size comparison

Darwin to Perth 4396km · Perth to Adelaide 2707km · Adelaide to Melbourne 726km Melbourne to Sydney 887km · Sydney to Brisbane 972km · Brisbane to Cairns 1748km HOBART

Population: ~25M (2017) Europe: ~743M (2018)



Computer Engineering Laboratory

- > Focuses on how to use parallelism to solve demanding problems
 - Novel architectures, applications and design techniques using VLSI, FPGA and parallel computing technology
- > Research
 - Reconfigurable computing
 - Machine learning
 - Signal processing
- > Collaborations
 - Xilinx, Intel, Exablaze
 - Defence and DSTG
 - clustertech.com







- > Multipliers (and adders) play a key role in the implementation of DNNs
- This talk
 - Two speed multiplier with different critical paths for zero and non-zero recodings
 - PIR-DSP block to support a range of precisions
 - A fully pipelined DNN implementation with ternary coefficients
- > These slides are available at https://phwl.github.io/talks

A Two Speed Multiplier

D. J. M. Moss, D. Boland, and P. H. W. Leong







- > Multipliers (and adders) play a key role in the implementation of DNNs
- > This talk
 - Two speed multiplier with different critical paths for zero and non-zero recodings
 - PIR-DSP block to support a range of precisions
 - A fully pipelined DNN implementation with ternary coefficients



Unsigned Multiplication

Example: Multiply 118d by 99d

Two's Complement	
Method	
Step1) Initialize	118d = 01110110b 99d = 01100011b
	011101106
	01110110 b
Step2) Find partial	00000000 b
products	00000000 b
	00000000 b
	01110110 b
	01110110 b
Step3) Sum up the	<u>00000000 b</u>
shifted partial	010110110100010 b
products	
Convert 2's-Co 0010 1101 10	mp back to decimal: 10 0010 = 11682d
	Two's Complement Method Step1) Initialize Step2) Find partial products Step3) Sum up the shifted partial products Convert 2's-Con 0010 1101 10



Signed Multiplication

- > How can we handle signed multiplication?
- > Could
 - multiply absolute values
 - separately calculate the sign
 - negate if necessary
- > But ...



Signed Multiplication using Booth Recoding

Low-order Bit

- Booth Recoding
 - Reduce the number of partial products by recoding the multiplier operand
 - Works for signed numbers

Last Bit Shifted Out Example: Multiply -118 by -99 Partial Recall, 99 = 0110 0011b An A_{n-1} Product $-99 = 1001 \ 1101b$ 0 0 0 0 +B 1 Radix-2 0 -B 1 Booth $-99 = \overline{1}010 \quad 0\overline{1}1\overline{1}$ 1 0 Recoding



Example of Booth Radix-2 Recoding

Multiply -118 by -99



Source: Shawn Nicholl, Xilinx



Booth Radix-4 Multiplication

 Similar to Radix-2, but uses looks at two loworder bits at a time (instead of 1)

> Recall, $99d = 0110\ 0011b$ $1001\ 1100b$ $-99d = 1001\ 1101b$ Radix-4 Booth $-99d = \overline{2}2\overline{1}1$ Recoding





Example of Booth Radix-4 Multiplication

Example: Multiply -118d by -99d



TABLE I: Booth Encoding

THE UNIVERSITY OF

Y_{i+2}	Y_{i+1}	Y_i	e_i
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	2
1	0	0	$\overline{2}$
1	0	1	1
1	1	0	ī
1	1	1	0

 $\overline{2}$ and $\overline{1}$ represent -2 and -1 respectively.

Algorithm: Booth Radix-4 Multiplication

Data: y: Multiplier, x: Multiplicand **Result:** p: Product

$$p = y;$$

$$e = (P[0] - 2P[1]);$$

for $count = 1$ to N do

$$\begin{vmatrix} PartialProduct = e * x; \\ p = sra(p,2); \\ P[2 * B - 1 : B] + = PartialProduct; \\ e = (P[1] + P[0] - 2P[2]);$$

end



Booth Radix-4 Multiplier Datapath





- Booth Radix-4 datapath split into 2 sections, each with own critical path
- Non-zero encodings take $\overline{K}\tau$ (add) and zero take τ (skip)
- Naturally supports sparse problems



Algorithm: Two Speed Booth Radix-4 Multiplication **Data:** y: Multiplier, x: Multiplicand **Result:** *p*: Product p = y;e = (P[0] - 2P[1]);for count = 1 to N do $p = \operatorname{sra}(p,2);$ // If non-zero encoding, take the K aupath, otherwise the τ path if $e \neq 0$ then // this path is clocked $ar{K}$ times PartialProduct = e * x;P[2 * B - 1 : B] + = PartialProduct;end e = (P[1] + P[0] - 2P[2]);end







Results

В	Туре	Area (LEs)	Max Delay (ns)	Latency (Cycles)	Power (mW)
64	Parallel(Combinatorial)	5104	14.7	1	2.23
	Parallel(Pipelined)	4695	6.99	4**	9.62
	Booth Serial-Parallel	292	3.9	33	2.23
	Two Speed	304	1.83 (τ)	45.2*	5.2
32	Parallel(Combinatorial)	1255	10.2	1	1.33
	Parallel(Pipelined)	1232	4.6	4**	5.07
	Booth Serial-Parallel	156	3.8	17	1.78
	Two Speed	159	1.76 (τ)	25.6*	3.18
16	Parallel(Combinatorial) Parallel(Pipelined) Booth Serial-Parallel Two Speed	319 368 81 87	$\begin{array}{c} 6.8 \\ 3.2 \\ 2.72 \\ 1.52 \ (\tau) \end{array}$	1 4** 9 14*	0.94 3.49 1.67 4.35



Area * Time Improvement of TSM







- > Variant of the serial-parallel modified radix-4 Booth multiplier
- > Adds only the non-zero Booth encodings and skips over the zero operations
- Two sub-circuits with different critical paths are utilised so that throughput and latency are improved for a subset of multiplier values
- For bit widths of 32 and 64, our optimisations can result in a 1.42-3.36x improvement over the standard parallel Booth multiplier
- Future work: explore training NN with weights to minimise execution time on TSM

PIR-DSP: An FPGA DSP block Architecture for Multi-Precision Deep Neural Networks

SeyedRamin Rasoulinezhad, Hao Zhou, Lingli Wang, and Philip H.W. Leong







- > Multipliers (and adders) play a key role in the implementation of DNNs
- > This talk
 - Two speed multiplier with different critical paths for zero and non-zero recodings
 - **PIR-DSP** block to support a range of precisions
 - A fully pipelined DNN implementation with ternary coefficients





- Introduction
- > PIR-DSP Architecture
- Results
- > Conclusion



- DNNs for embedded applications share two features to reduce computation and storage requirements
 - Low precision (from 1-16 bits)
 - Depthwise separable convolutions





Motivation (1)

Computation and Storage for Embedded DNNs





Low-Precision Neural Networks

Imagenet accuracy with binary and ternary weights and 8-bit activations

Model		1-8	2-8	Baseline	Reference
A lov Not	Top-1	56.6	58.1	56.6	57.1
AICAINCI	Top-5	79.4	80.8	80.2	80.2
VGG	Top-1	66.2	68.7	69.4	-
	Top-5	87.0	88.5	89.1	-
ResNet-18	Top-1	62.9	67.7	69.1	69.6
	Top-5	84.6	87.8	89.0	89.2

Faraone et al, "SYQ: Learning Symmetric Quantization For Efficient Deep Neural Networks", CVPR'18 ²⁵





- Optimise FPGA DSP architecture to better support
 - Efficient implementation of embedded DNNs
 - Wordlengths down to ternary and binary
- > Talk will focus on convolutions





Introduction

> PIR-DSP Architecture

- >Results
- > Conclusion



> Xilinx DSP48

THE UNIVERSITY OF

 27×18 multiplier, 48-bit ALU (Add/Sub/Logic), 27-bit pre-adder, Wide 96bit XOR, 48-bit comparator



- No support for low-precision computations
- No run-time configuration
- 1D arrangement inefficient for implementing 2D systolic arrays

> Intel (Multiprecision)

 27×27 multiplier decomposable to two 19×18, Compile-time configurable Coefficient registers, Two 18-bit preadder, 54-bit adder





PIR-DSP





Precision (1)

- > Based on two approaches:
 - 1. Chopping
 - 2. Recursive decomposition







Precision (2)

Parameterised Decomposable MAC unit

- Notation: M×NCijDk
- > PIR-DSP multiplier: 27×18C32D2
 - Chopping factors 3 and 2 respectively for 27 and 18
 - (27=9+9+9)×(18=9+9)
 - Six 9×9 multiplier
 - Decomposing factor is 2
 - Each 9×9 multiplier decomposes to Two 4×4 or Four 2×2 multipliers

> PIR-DSP Modes:

- One 27×18 → 1 MAC
- Two $9 \times 9 + 9 \times 9 + 9 \times 9 \rightarrow 6$ MACs
- Four $4 \times 4 + 4 \times 4 + 4 \times 4 \rightarrow 12$ MACs
- Eight $2 \times 2 + 2 \times 2 + 2 \times 2 \rightarrow 24$ MACs







OutRow3Ch1

OutRow3'Ch2

 \mathbf{M} Filter2 row3

Filter1 row3

Filter2 row2 Filter1 row2

Row4 Row4' Filter2 row1

Filter1 row1

Row5

Row5'

- Three types of convolutions
 - 1- **Depth-wise**: using three PIR-DSPs
 - 2- **Standard**: based on depth-wise convolution implementation and adding the partial results





3- Point-wise

Cycle #0









3- Point-wise







3- Point-wise





3- Point-wise



Coutput Row3 Row2 Row1



3- Point-wise



Cutput Row3 Row2 Row1



3- Point-wise





3- Point-wise







3- Point-wise



Cutput Row3 Row2 Row1



3- Point-wise





Reuse





Depthwise Convolution (DW)

Pointwise Convolution (PW)





- Introduction
- > PIR-DSP Architecture
- Results
- > Conclusion



Area and Frequency

> SMIC 65-nm standard cell technology

- Synopsis Design Compiler 2013.12

Version	Area Ratio	Fmax
DSP48E2	1.0	463
+ M27×18C32D2 MAC-IP	1.14	358
+ interconnect	1.18	362
+ reuse	1.28	357



Energy

Data movement energy ratios in 65 nm Technology ($1 \times = 90$ FJ).

> Other networks are similar Energy FF SR_e RF_e Chain RF SR BRAM(B) MAC Ratio 2 12.5 23 40 44 205 89-22 1 1.0 1.0 No-Opt No-Opt P-Opt P-Opt PI-Opt PI-Opt PIR-Opt PIR-Opt 0.8 0.8 0.6 0.6 0.4 0.4 0.2 0.2 0.0 0.0 9-bit 4-bit 2-bit 4-bit 9-bit 2-bit MobileNet-v2 ShuffelNet-v2



> Sits between Sharma (low-precision) and Boutros (high-precision)

	Bitfusion [56] ISCA'18	Ours	Boutros [44] FPL'18	Ours		
Area	0.24	1	0.77	1		
Performance Per Area						
2x2	1	0.4				
4x4	1	0.7	1	1.2		
8x8	1	1.4	1	1.2		
16x16			1	0.4		
27x18			1	0.8		





- Introduction
- > PIR-DSP Architecture
- > Results
- > Conclusion





- Described optimizations to the DSP48 to support a range of low-precision DNNs and quantified their impact on performance
 - Precision, Interconnect and Reuse
 - designs are available at http://github.com/raminrasoulinezhad/PIR-DSP
- > Future research
 - Consider what we can do if we give up DSP48-like functionality
 - Other interconnect optimisations

Unrolling Ternary Networks

Stephen Tridgell, Martin Kumm, Martin Hardieck, David Boland, Duncan Moss, Peter Zipf, Philip H.W. Leong







- > Multipliers (and adders) play a key role in the implementation of DNNs
- > This talk
 - Two speed multiplier with different critical paths for zero and non-zero recodings
 - PIR-DSP block to support a range of precisions
 - A fully pipelined DNN implementation with ternary coefficients



- Not possible to make fully parallel implementations of a NN on contemporary FPGA due to size
- Fit entire DNN on FPGA by exploiting unstructured sparsity and the following techniques:
 - 1. Buffering of streaming inputs in a pipelined manner
 - 2. Ternary weights implemented as pruned adder trees
 - 3. Common subexpression merging
 - 4. 16-bit bit serial arithmetic to minimize accuracy loss with low area
 - 5. Sparsity control



Buffering of Streaming Inputs

Implement Pipelined 3x3 Convolution





Input FIFO outputs the pixel each cycle to both Buffer A and the first stage of a shift register. Buffer A and Buffer B delay the output by the image width



Ternary Weights as Pruned Adder Trees

- > Weights are ternary
 - So multiplication with ± 1 is either addition or subtraction
 - Multiplication with 0 makes matrix sparse

$$a \times (-1)$$
 $b \times 0$ $c \times 1$ $d \times 0$ $e \times 1$ $f \times 1$ $g \times 0$ $h \times (-1)$ $i \times 0$



Common Subexpression Elimination

- > Weights are ternary
 - Reduces convolution to constructing adder tree
 - Subexpression merged to reduce implementation



 $\begin{array}{ll} a\times(-1) & b\times 0 & c\times 1 \\ d\times 0 & e\times 1 & f\times 1 \\ g\times 0 & h\times(-1) & i\times 0 \end{array}$



Common Subexpression Elimination (RPAG)

> RPAG Algorithm

- Greedy algorithm for the related Multiple Constant Multiplication problem
- Looks at all the outputs of a matrix-vector multiplication and calculates the minimal tree depth, d, required to get the results
- Tries to determine the minimum number of terms needed at depth d 1 to compute the terms at depth d and iterates until d=1 (whole tree generated)



Fig. 1. Graph realizations of coefficient set $\{44, 130, 172\}$: (a) Adder graph obtained by H_{cub} AD min, (b) PAG using ASAP pipelining, (c) optimal PAG



THE UNIVERSITY OF SYDNEY

- Builds multiple adder trees from the inputs to the outputs by creating an adder each iteration
- > Count frequency of all size 2 subexpressions, replace most frequent ($x_6=x_2+x_3$)

$$\mathbf{y} = \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 \\ 1 & 0 & 1 & 0 & 0 & 0 \\ 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 \end{pmatrix} \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{pmatrix} = \begin{pmatrix} x_2 + x_3 \\ x_0 + x_2 + x_3 + x_4 \\ x_1 + x_5 \\ x_0 + x_2 + x_3 \\ x_0 + x_2 + x_3 \\ x_0 + x_3 \\ x_1 + x_4 + x_5 \end{pmatrix} . \qquad \mathbf{y} = \begin{pmatrix} x_6 \\ x_0 + x_4 + x_6 \\ x_1 + x_4 + x_5 \\ x_1 + x_4 + x_5 \\ x_0 + x_6 \\ x_0 + x_3 \\ x_1 + x_4 + x_5 \end{pmatrix} .$$



- > Starts at the outputs and works back to the inputs
- More computation than TD-CSE but can find larger common subexpressions
- Largest common subexpression is then selected to be removed e.g. x₆ = x₀+x₂+x₃ appears twice and is added to the bottom row

$$\mathbf{y} = \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 \\ 0 & 1 & 0 & 0 & 0 & 1 \\ 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 \end{pmatrix} \begin{pmatrix} x_0 \\ x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{pmatrix} = \begin{pmatrix} x_2 + x_3 \\ x_0 + x_2 + x_3 + x_4 \\ x_1 + x_4 + x_5 \\ x_0 + x_2 + x_3 \\ x_0 + x_3 \\ x_1 + x_4 + x_5 \end{pmatrix} . \qquad \mathbf{y} = \begin{pmatrix} x_2 + x_3 \\ x_4 + x_6 \\ x_1 + x_4 + x_5 \\ x_1 + x_5 \\ x_6 \\ x_0 + x_3 \\ x_1 + x_4 + x_5 \end{pmatrix}$$

- (1) Compute the number of common terms for each pair of vectors and store this as the pattern matrix
- (2) Find the largest value in the pattern matrix and the vectors it corresponds to
- (3) Remove that subexpression from all matching vectors following the process described for the example in Equation 8
- (4) Update the *pattern matrix*
- (5) Go to step 2 until the largest value in the pattern matrix is 1



Comparison of CSE Techniques for all Layers

Layer	Method	Adds	Regs	Adds+Regs	Time(s)	Mem(GB)	CLB/148K	FF/2.4M	LUTS/1.2M	P&R(hrs)
	None	731	137	868	-		1400	8723	8272	0.5
1	RPAG	451	31	482	64	0.008	894	5764	6260	0.48
1	TD-CSE	295	304	599	0.4	0.029	-	-	-	-
	BU-CSE	295	321	616	0.5	0.03	820	4499	5230	0.45
	None	8432	249	8681	F	H	15231	119848	116345	1.08
2	TD-CSE	3782	1517	5299	24	0.1		Ξ.		100
	BU-CSE	3686	858	4544	64	0.17	10258	71908	66131	0.93
	None	17481	491	17972	-	i 	15171	102657	77743	1.9
3	TD-CSE	8466	2299	10765	89	0.18	6 8	7	-	1200
	BU-CSE	8492	1878	10370	545	1.1	8772	61965	36611	1.13
<u>t</u>	None	36155	586	36741	-		30536	206940	164458	4.25
4	TD-CSE	17143	4214	21357	873	0.63	-	-	-	-
	BU-CSE	17309	3056	20365	2937	6.6	16909	118476	73581	2.68
	None	71050	1198	72248	H		18414	165794	85743	3.86
5	TD-CSE	32829	6830	39659	3088	1.2	-		–	-
	BU-CSE	33026	6109	39135	25634	44	7579	89820	39805	1.72
	None	144813	1270	146083	L.	L.	35117	<mark>335134</mark>	180402	11.15
6	TD-CSE	62653	13852	76505	26720	4.8	-	-	H	-
	BU-CSE	63832	10103	73935	147390	191.0	13764	160634	74696	3.08

> RPAG too computationally expensive for layers 2-6



> Used 16-bit fixed point

THE UNIVERSITY OF

- Each layer followed by batch normalization with floating point scaling factor
- Suppose that for a given layer, p pixels arrive at the same time
 - For $p \ge 1$ have p adder trees in parallel
 - For p < 1 word or bit-serial adders can match input rate with hardware resources
 - 4-bit digit serial has 1/4 area
 - 1-bit bit serial has 1/16 area
- > Avoids idle adders





Network Studied

- > VGG-7 network
- > Ternary weights
- > 16-bit activations
- Accept a single pixel every cycle (p=1)
 - W*W image takes W*W cycles

Layer	Num Mults	Num Mults	With Sparsity	With CSE
Conv1	32*32*3*3*3*64	1769472	716800	630784
Conv2	32*32*3*3*64*64	37748736	8637440	4653056
Conv3	16*16*3*3*64*128	18874368	4559616	2654720
Conv4	16*16*3*3*128*128	37748736	9396480	5213440
Conv5	8*8*3*3*128*256	18874368	4656768	2504640
Conv6	8*8*3*3*256*256	37748736	9356736	4731840
Dense	4096*128	524228	524228	1048456^{1}
SM	128*10	1280	1280	2560 ¹
Total	153289924	153 MMACs/Image	38 MMACs/Image	21 MOps/Image

Operation	Image Size In	Channel In	Channel Out	
Buffer	32x32	3	3	
Conv	32x32	3	64	
Scale and Shift	32x32	64	64	
Buffer	32x32	64	64	
Conv	32x32	64	64	
Scale and Shift	32x32	64	64	
Buffer	32x32	64	64	
Max Pool	32x32	64	64	
Buffer	16x16	64	64	
Conv	16x16	64	128	
Scale and Shift	16x16	128	128	
Buffer	16x16	128	128	
Conv	16x16	128	128	
Scale and Shift	16x16	128	128	
Buffer	16x16	128	128	
Max Pool	16x16	128	128	
Buffer	8x8	128	128	
Conv	8x8	128	256	
Scale and Shift	8x8	256	256	
Buffer	8x8	256	256	
Conv	8x8	256	256	
Scale and Shift	8x8	256	256	
Buffer	8x8	256	256	
Max Pool	8x8	256	256	
FIFO	4x4	256	256	
MuxLayer	4x4	256	4096	
Dense	1x1	4096	128	
Scale and Shift	1x1	128	128	
MuxLayer	1x1	128	128	
Dense	1x1	128	10	



Sparsity Control

- > CIFAR10 dataset
- > Image padded with 4 pixels each side and randomly cropped back to 32x32
- > Weights are compared with threshold $\Delta^* \approx \epsilon \cdot E(|W|)$
 - 0 if less than threshold, $s(\pm 1)$ otherwise (s is a scaling factor)
- > We introduce the idea of changing ϵ to control sparsity

TNN Type	e	Sparsity (%)	Accuracy
Graham [Graham 2014] (Floating Point)	-		96.53%
Li et al. [Li et al. 2016], full-size	0.7	≈ 48	93.1%
Half-size	0.7	≈ 47	91.4%
Half-size	0.8	≈ 52	91.9%
Half-size	1.0	≈ 61	91.7%
Half-size	1.2	≈ 69	91.9%
Half-size	1.4	≈ 76	90.9%
Half-size	1.6	≈ 82	90.3%
Half-size	1.8	≈ 87	90.6%



Breakdown of Layer Sparsity

Layer Type	Input Image Size	Num Filters	е	Sparsity
Conv2D	$32 \times 32 \times 3$	64	0.7	54.7%
Conv2D	$32 \times 32 \times 64$	64	1.4	76.9%
Max Pool	$32 \times 32 \times 64$	64	-	-
Conv2D	$16 \times 16 \times 64$	128	1.4	76.1%
Conv2D	$16 \times 16 \times 128$	128	1.4	75.3%
Max Pool	$16 \times 16 \times 128$	128		iiii
Conv2D	$8 \times 8 \times 128$	256	1.4	75.8%
Conv2D	$8 \times 8 \times 256$	256	1.4	75.4%
Max Pool	$8 \times 8 \times 256$	256	-	-
Dense	4096	128	1.0	76.2%
Softmax	128	10	1.0	58.4%

Improvement in using CSE



Layer	% decrease in Adds+Regs	% decrease in CLBs	%decrease in FFs	% decrease in LUTs
1	-29.0	-41.4	-48.4	-36.8
2	-47.7	-32.6	-40.0	-43.2
3	-42.3	-42.1	-39.6	-52.9
4	-44.6	-44.6	-42.3	-55.3
5	-45.8	- <mark>58.8</mark>	-45.8	-53.6
6	-49.4	-60.8	-52.1	-58.6



Implementation

- > System implemented on Ultrascale+ VU9P @ 125 MHz
- > Open Source Verilog generator
 - https://github.com/da-steve101/binary_connect_cifar
- > Generated code using in AWS F1 implementation
 - https://github.com/da-steve101/aws-fpga

Area Breakdown



Block	LUTs/1182240	FFs/2364480
Conv1	3764 (0.3%)	10047 (0.4%)
Conv2	40608 (3.4%)	71827 (3.0%)
Conv3	55341 (4.7%)	56040 (2.4%)
Conv4	111675 (9.4%)	110021 (4.7%)
Conv5	73337 (6.2%)	79233 (3.4%)
Conv6	127932 (10.8%)	139433 (5.9%)
All Conv	535023 (45.3%)	631672 (26.7%)
Dense	12433 (1.1%)	19295 (0.8%)
SM	500 (0.04%)	442 (0.02%)
Whole CNN	549358 (46.5%)	659252 (27.9%)
Whole design	787545 (66.6%)	984443 (41.6%)



Accuracy

Comparison with ASIC and FPGA implementations

Reference	Hardware (<i>mm</i> ² ,nm,LE ⁵ /LC ⁵ ×10 ⁶)	Precision (wghts, actv)	Freq. [MHz]	Latency	TOps/sec A/L/E ⁶	FPS	Accuracy
[Venkatesh et al. 2017]	ASIC(1.09,14,-)	$(2,16^2)$	500		2.5/2.5/2.5		91.6% ³
[Andri et al. 2017]	ASIC(1.9,65,-)	(1,12)	480		1.5/1.5/1.5	434	-
[Jouppi et al. 2017]	ASIC(331,28,-)	(8,8)	700	$\approx 10 \text{ ms}$	86/86/86 ⁴		-
[Baskin et al. 2018]	5SGSD8(1600,28,0.7)	(1,2)	105		_	1.2 k ³	84.2%
[Li et al. 2017]	XC7VX690(1806.25,28,0.7)	$(1^1, 1)$	90		7.7/3.9/7.7	6.2 k	87.8%
[Liang et al. 2018]	5SGSD8(1600,28,0.7)	(1,1)	150	<u> </u>	9.4/4.7/9.4	$7.6 k^3$	86.31%
[Prost-Boucle et al. 2017]	VC709(1806.25,28,0.7)	(2,2)	250		8.4/4.2/8.4	27 k	86.7%
[Umuroglu et al. 2017]	ZC706(961,28,0.35)	(1,1)	200	283 µs	2.4/1.2/2.4	21.9 k	80.1%
[Fraser et al. 2017]	KU115(1600,20,1.45)	(1,1)	125	671 µs	14.8/7.4/14.8	12 k	88.7%
This work	VU9P(2256.25,20,2.6)	(2,16)	125	29 µs	2.5/2.5/37.3	122k	90.9%

¹First layer is fixed point, ²floating point, ³estimated, ⁴ 92 TOps/sec peak, ⁵ LE and LC are from Xilinx or Altera documentation of the FPGAs, ⁶ Actual/Logical/Equivalent

Accuracy vs Speed (FPGA Implementations)



THE UNIVERSITY OF





- Presented method to unroll convolution with ternary weights and make parallel implementation
 - Exploits unstructured sparsity with no overhead
 - Uses CSE, sparsity control and digit serial adders to further reduce area
 - Limited amount of buffering and only loosely dependent on image size
- > As larger FPGAs become available this technique may become more favourable



- > Multipliers form the basis for the computational part of ML
- > Presented multiplier, embedded block and FPGA-level optimisations

	Flexibility	Area	NN Throughput
Two speed	Normal	Normal	High
PIR	High	High	High (for low precision)
Unrolled ternary	Low	Low	High



- [1] D. J. M. Moss, D. Boland, and P. H. W. Leong. <u>A two-speed, radix-4, serial-parallel multiplier</u>. *IEEE Transactions on Very Large Scale Integration (VLSI)* Systems, 27(4):769–777, April 2019. (doi:10.1109/TVLSI.2018.2883645)
- [2] SeyedRamin Rasoulinezhad, Hao Zhou, Lingli Wang, and Philip H.W. Leong. <u>PIR-DSP: An FPGA DSP block architecture for multi-precision deep neural</u> <u>networks</u>. In *Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)*, pages 1–8, 2019. (<u>doi:10.1109/FCCM.2019.00015</u>)
- [3] Stephen Tridgell, Martin Kumm, Martin Hardieck, David Boland, Duncan Moss, Peter Zipf, and Philip H. W. Leong. <u>Unrolling ternary neural networks</u>. *ACM Transactions on Reconfigurable Technology and Systems*, page to appear (accepted 30 Aug 2019), 2019.



https://phwl.github.io/talks

